Abstract-This letter reports on a new low-loss and high-linearity 3-D wafer-level interposer technology enabled by through glass vias (TGVs) with an inverted via configuration. The proposed TGV utilizes a tapered via sidewall profile to achieve a void-free conformal metal coverage with lower process time and fewer fabrication steps than a fully filled conventional TGV. Measurement results for a single 100-μm-tall TGV show an insertion loss of 0.014 dB at 10 GHz and a dc resistance of 28 m. Finally, this letter reports, for the first time, on nonlinearity measurements of TGVs. Single-tone measurements show that the third-harmonic level for a coplanar waveguide (CPW) TGV test structure is only 2 dB higher than a reference CPW through line without TGVs, indicating an overall excellent linearity performance.
I. INTRODUCTION

I
NTERPOSERS with through-substrate vias are the key enabler for heterogeneous integrated System-in-Package technologies. Such vias provide benefits in terms of system miniaturization, high-speed communication between chips, reduced power consumption, increased reliability by reducing the number of interconnects, and cost reduction due to small form factor [1] . Silicon substrates with through silicon vias (TSVs) are the most commonly used interposers. The coefficient of thermal expansion (CTE) of silicon interposers is well-matched to silicon-based integrated circuits (ICs), which effectively manages the warp for IC stacking. However, conventional TSVs suffer from substrate coupling, crosstalk, and increased insertion loss at radio frequencies (RF) [2] . Numerous techniques have been employed for crosstalk mitigation and insertion loss reduction at the expense of process time and fabrication cost, including using high-resistivity silicon substrate, increasing thickness of the silicon dioxide liner, and using modified TSV configurations, such as airisolated TSV [2] , coaxial TSV [3] , and polymer clad, polymer [4] . Therefore, for high-linearity and low-insertion loss RF applications, glass is the preferred interposer material. Glass has excellent RF properties, including a very high resistivity, low dielectric constant, and a low loss tangent [5] . Moreover, glass offers panelbased manufacturability utilizing large panel sizes, which reduces the overall cost [6] . Finally, the CTE of glass can be adjusted to achieve thermal compatibility with ICs as well as printed circuit boards, which manages the warp for IC stacking [6] . For these reasons, there has been much recent development of through glass vias (TGVs), but few works report measured RF performance. TGVs based on localized glass reflow in silicon have been shown to achieve excellent RF performance but at the expense of fabrication complexity, time, and cost [5] . Similarly, ultrathin 3-D glass interposers with TGVs using panel-based fabrication process have achieved good RF results but require additional fabrication steps [6] . Recently, Corning, Inc., has shown a TGV technology with high thermal reliability but require chemical-mechanical polishing (CMP) and specialized thin wafer handling [7] . They reported on both fully filled and conformal vias, but the insertion loss performance was reported only for the fully filled vias. None of the previous works report TGV linearity data, which is important, since glass is prone to electrothermally induced passive intermodulation distortion due to its low thermal conductivity [8] .
In this letter, we report on a new low-insertion loss, highlinearity, and low-cost TGV technology for wafer-level 3-D packages (WLPs). The novel fabrication process reported here differs completely from previous work in the literature since the blind conformally plated TGVs are revealed by thinning down the TGV substrate using wet chemical processing not requiring CMP. In addition, the conformally plated blind TGVs are sealed using wafer-level packaging through metal-to-metal bonding. Moreover, we show, for the first time, nonlinearity analysis of TGVs using single-tone harmonic measurements.
II. DESIGN AND FABRICATION
The TGV reported in this letter utilizes an inverted via configuration in a glass substrate formed using blind via holes with a tapered sidewall profile, ensuring low-cost, void-free conformal metal coverage. The thermomechanical stress at the interface between the metal layer and the glass due to CTE 1531-1309 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. mismatch is minimized when using a conformal metal layer instead of a fully filled via [9] . The use of blind vias ensures easier handling during processing. In addition, the proposed TGV fabrication process allows for wafer-level packaging with a hermetic capping glass lid wafer using thermocompression bonding. Fig. 1 shows a comparison of the proposed TGV to the conventional TGV. The plating process time is substantially lower than for conventional TGVs, where the through via hole needs to be filled completely. Electroplating contribute almost 40% of the total via cost [10] . There is minimal difference in material cost for a fully filled and a conformal via, and the benefit comes entirely from lower process time and fewer process steps. The insertion loss of the TGV due to variation in via pitch, diameter, and height was simulated using CST Microwave Studio for two sets of TGVs with a 1-mm bottom redistribution layer (RDL) between them. The TGV pitch has marginal effect on the insertion loss when it is less than three times the TGV diameter. For a larger via pitch, larger via diameter is required to achieve a lower insertion loss. Fig. 2(a) shows that the insertion loss performance is largely similar for a 75-μm-diameter fully filled straight and a conformally plated (7-μm-thick gold layer) straight TGV. The conformally plated tapered TGV with the same via diameter and a 80 • via angle achieves similar performance but reducing the via diameter while maintaining the same via angle increases the insertion loss. The insertion loss can be improved for smaller via diameters by adjusting the via angle to achieve a larger top via diameter. Fig. 2(b) shows that increasing the via height while maintaining the same via diameter and angle increases the insertion loss. This is due to the longer via length and smaller top via diameter. To improve the insertion loss for a larger via height, the TGV diameter has to be increased. Longer via leads to a larger via diameter, which then requires a larger pitch to maintain substrate mechanical integrity.
The TGV WLP was fabricated in a commercial wafer foundry using a 150-mm alkaline earth boro-aluminosilicate Eagle glass substrate. The via holes were digitally processed, achieving a tapered sidewall profile in a 500-μm-thick glass wafer with a via diameter of 75 μm and an etch depth of 100 μm. The tapered sidewall profile ensures a conformal seed layer deposition by physical vapor deposition (PVD) followed by electroplating of a 7-μm-thick gold layer [see Fig. 3(a) ]. The geometrical volume that needed to be filled was 2.3 times smaller than for a fully filled via. Assuming a uniform via plating rate, the electroplating time was reduced by 57% in comparison to a fully filled via, which reduces the total via cost by 23%. Moreover, CMP was not required after electroplating neither for substrate thinning nor for removing the metal overburden. The via holes, RDL, and bond frames were metallized in the same process step. Coplanar waveguide (CPW) test structures were patterned on a glass wafer plated with 5-μm gold RDL that was bonded to the TGV wafer by thermocompression bonding of gold [see Fig. 3(b) ], followed by backside thinning of the TGV wafer by wet chemical processing to open the top of the TGVs [see Fig. 3(c) ]. The CPW probing pads together with the routing interconnections were electroplated using a 7-μm-thick gold layer across the top of the TGVs [see Fig. 3(d)] . Fig. 4(a) shows the top-view image of the TGV WLP. The cross-sectional SEM image of the TGVs is shown in Fig. 4(b) .
III. RF CHARACTERIZATION
The TGV test structure for RF measurements consisted of 50-top RDL coplanar probe pads (linewidth =100 μm and gap = 19 μm), two sets of TGVs, and 50-bottom CPW RDL (linewidth = 100 μm and gap = 33 μm) with variation in length from 700 μm to 2 mm. The probe pads were deembedded from the S-parameter measurements using the technique outlined in [11] . Fig. 5 shows the measured deembedded insertion and return loss for the combination of two TGVs and the bottom RDL. The insertion loss per unit length of the bottom RDL alone is calculated by measuring the TGV test structure with different lengths of the bottom RDL. The insertion loss of a single TGV was extracted by subtracting the insertion loss of the bottom RDL alone from the measured data. The insertion loss of the bottom RDL alone at 10 GHz was 0.049 dB, which resulted in a 0.014 dB insertion loss for a single TGV at 10 GHz. The measured dc resistance of a single via, including the RDL and the bond interfaces, was 28 m . Table I summarizes the measured performance of the fabricated TGV in comparison to that of various published via technologies. The proposed TGV outperforms any previously reported TSVs and has similar or better performance in comparison to previously reported TGVs despite having partially filled vias. The pitch of 170 μm in this letter results from the chosen TGV diameter, TGV length, the tapered sidewall profile that supports PVD of the metal seed layer, and the CPW dimensions used to measure the TGV properties. The TGV pitch can be reduced to 110 μm without modifying the other parameters, but for reducing the TGV pitch further, a smaller TGV diameter has to be chosen.
The linearity of the TGV was analyzed by measuring the power of the second and the third harmonics for the TGV test structure at a center frequency of 2.5 GHz. The measurements were performed for several input power levels ranging from 16.5 to 36.5 dBm. Fig. 6(a) shows the test setup [12] , where the isolators were well-matched up to the frequency of the third harmonic, the low pass filter was used to suppress the harmonics of the signal generator, and the notch filter was used to suppress the fundamental tone at the input of the spectrum analyzer. Fig. 6(b) shows the comparison of the harmonic power measurements for the TGV test structure and a through line of the same length without the TGVs. The second-harmonic level for both the through line and the TGV test structure was the same, while the third-harmonic level for the TGV test structure was 2 dB higher in comparison with the through line. In comparison, the simulation results of the TSVs in [4] show a second-harmonic level of −47 dBm for an input signal of 13 dBm, indicating overall excellent linearity performance of the proposed TGVs.
IV. CONCLUSION
In this letter, a fully functional TGV WLP with a low-cost fast-fabrication process has been introduced. The proposed inverted via configuration with conformal metal coverage achieves a very low insertion loss of 0.014 dB at 10 GHz/TGV and a dc resistance of 28 m for a daisy chain test structure. Moreover, the measured linearity of the CPW TGV test structure compared to a CPW through line has showed no significant difference.
